

# PATENT ABSTRACTS OF JAPAN

(11) Publication number : 09-107067

(43) Date of publication of application : 22.04.1997

(51)Int.Cl. H01L 25/065  
H01L 25/07  
H01L 25/18  
H01L 23/12

(21) Application number : 07-261654

(71)Applicant : HITACHI LTD  
AKITA DENSHI KK

(22) Date of filing : 09.10.1995


(72)Inventor : OBA TAKASHI

**(54) SEMICONDUCTOR DEVICE**

**(57)Abstract:**

**PROBLEM TO BE SOLVED:** To realize good handling property and increase the memory capacity by attaching a semiconductor element constituting a memory into recesses on front and back sides of a wiring board and covering the semiconductor element with an insulating resin.

**SOLUTION:** A semiconductor device 1 has a rectangular wiring board 2, and an upper side electrode 3 and a lower side electrode 4 provided on front and back sides of the wiring board 2. The upper side electrode 3 and the lower side electrode 4 are electrically connected with each other via a lateral side electrode 5. Thus, the upper side electrode 3 and the lower side electrode 4 are vertically overlapped in a perspective view, and form electrodes of the same function. Also, semiconductor elements 14a, 14b made of memory elements are fixed on recessed front and back surfaces of the wiring board 2, respectively, and the upper side electrode 3, the lower side electrode 4 and the lateral side electrode 5 as lead-out terminals of the semiconductor elements 14a, 14b are commonly used by these semiconductor elements. Therefore, the memory capacity is increased. Since the semiconductor element is embedded in the recess of the rigid wiring board 2 and covered with resin, good handling property of the semiconductor device 1 is realized.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of  
rejection]

[Date of requesting appeal against examiner's  
decision of rejection]

[Date of extinction of right]

Copyright (C) 1998,2003 Japan Patent Office

\* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

---

## CLAIMS

---

[Claim(s)]

[Claim 1] The connecting means which connects electrically the external electrode which is prepared in the wiring substrate of the multilayer structure which prepared the hollow which became depressed at least one step in the center of a front rear face, the semiconductor device fixed to the hollow on the rear face of front of said wiring substrate, respectively, and the front rear face of said wiring substrate, and is connected with predetermined internal wiring, and the electrode of said semiconductor device, said internal wiring or an external electrode, and the semiconductor device which are characterized by to have the closure object of wrap insulation for said semiconductor device.

[Claim 2] The electrode which said semiconductor device consists of a memory device, and the top-face lateral electrode and inferior-surface-of-tongue lateral electrode of said wiring substrate lap up and down in fluoroscopy, and laps mutually is a semiconductor device according to claim 1 characterized by being the electrode of the same function.

[Claim 3] Said semiconductor device is a semiconductor device according to claim 2 characterized by being constituted so that it may become the structure which can be piled up one by one and the top-face lateral electrode of a lower semiconductor device and the inferior-surface-of-tongue lateral electrode of a upside semiconductor device may be electrically connected by piling up.

---

[Translation done.]

\* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

---

## DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to a semiconductor device, especially an LCC (Leadless-chip carrier) mold semiconductor device.

[0002]

[Description of the Prior Art] The semiconductor device is built into the circuit board by multistage in order to attain large capacity-ization of the memory included in electronic equipment. For example, the example by which the multistage pile of the semiconductor device of TCP structure is carried out to issue and P181 on Nikkei Business Publications issue "VLSI packaging technical (below)" May 15, 1993 is indicated. Moreover, the example which the semiconductor chip (SUTATIKU RAM) which attached the lead to the front rear face of the module substrate of a dual in-line form has put on multistage,

respectively is shown in JP,64-1269,A.

[0003]

[Problem(s) to be Solved by the Invention] In order to attain large capacity-ization of memory, the semiconductor device is mounted in module substrates, such as the circuit board, in piles multistage. However, the semiconductor device of TCP structure or the structure which attached the lead to the semiconductor chip is not strong, and is dealt with, and its sex is bad.

[0004] The purpose of this invention has good handling nature, and it is to offer the semiconductor device which can attain enlargement of memory space.

[0005] The other purposes and the new description will become clear from description and the accompanying drawing of this specification along [ said ] this invention.

[0006]

[Means for Solving the Problem] It will be as follows if the outline of a typical thing is briefly explained among invention indicated in this application.

[0007] (1) It has the closure object (resin) of wrap insulation for the connecting means which connects electrically the external electrode which is prepared in the wiring substrate of the multilayer structure which prepared the hollow which became depressed at least one step in the center of a front rear face, the semiconductor device fixed to the hollow on the rear face of front of said wiring substrate, respectively, and the front rear face of said wiring substrate, and is connected with predetermined internal wiring, and the electrode of said semiconductor device, said internal wiring or an external electrode, and said semiconductor device. Said semiconductor device consists of a memory device, and the electrode which the top-face lateral electrode and inferior-surface-of-tongue lateral electrode of said wiring substrate lap up and down in fluoroscopy, and laps mutually is the electrode of the same function. Said semiconductor device is constituted so that it may become the structure which can be piled up one by one and the top-face lateral electrode of a lower semiconductor device and the inferior-surface-of-tongue lateral electrode of a upside semiconductor device may be electrically connected by piling up.

[0008] According to the means of the above (1), since it has structure which attached the semiconductor device which constitutes memory, respectively in the hollow on the rear face of front of the wiring substrate object which made the wiring substrate of (a) plurality rival, and covered the semiconductor device by insulating resin, memory space can offer a strong large semiconductor device.

[0009] (b) Since it is constituted so that the electrode with which a semiconductor device serves as structure which can be piled up one by one, and a lower semiconductor device and a upside semiconductor device correspond by piling up may be connected, superposition mounting can attain large capacity-ization of memory.

[0010]

[Embodiment of the Invention] Hereafter, the gestalt of operation of this invention is explained to a detail with reference to a drawing. In addition, in the complete diagram for explaining the gestalt of implementation of invention, what has the same function attaches the same sign, and explanation of the repeat is omitted.

[0011] The sectional view in which drawing 1 shows the semiconductor device of 1 operation gestalt of this invention, the top view of the semiconductor device in the condition that drawing 2 cut and lacked a part of this operation gestalt, and drawing 3 are the top views of the wiring substrate in which the wirebonding condition in manufacture of the semiconductor device of this operation gestalt is shown.

[0012] The example which applied this invention to the LCC mold semiconductor device which constitutes memory from this operation gestalt is explained. In appearance, the semiconductor device 1 of this operation gestalt has the top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4 which were prepared in the front rear face of the rectangle tabular wiring substrate 2 and this wiring substrate 2, as shown in drawing 1 and drawing 2. Moreover, said top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4 are electrically connected through the side-face lateral electrode 5. Therefore, in the semiconductor device 1 of this operation gestalt, the electrode

which the top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4 lap in the upper and lower sides in fluoroscopy, and laps mutually is the electrode of the same function.

[0013] Said wiring substrate 2 consists of a glass epoxy group plate, and consists of an insulating 1st glass epoxy plate 10 and frame-like 2nd glass epoxy plates 11a and 11b stuck on the front rear face of said 1st glass epoxy plate 10. Therefore, the center of a front rear face of the wiring substrate 2 serves as structure which became depressed one step.

[0014] As shown in drawing 1 thru/or drawing 3 , the wiring (internal wiring) 12a and 12b of a predetermined pattern is formed in the front rear face of said 1st glass epoxy plate 10. The outer edge part which extends on the edge of the 1st glass epoxy plate 10 of the internal wiring 12a and 12b is seen in fluoroscopy, and laps with said top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4. And the outer edge part of the internal wiring 12a and 12b is electrically connected to the side-face lateral electrode 5 electrically connected with said top-face lateral electrode 3 and inferior-surface-of-tongue lateral electrode 4. Moreover, the internal wiring 12a and 12b serves as a pattern which sees in fluoroscopy and laps mutually.

[0015] Moreover, the component fixed hollows 13a and 13b for fixing a semiconductor device by seat GURI are formed in the center of said 1st glass epoxy plate 10. Thereby, the center of a front rear face of the wiring substrate 2 has two-step hollow structure.

[0016] The semiconductor devices 14a and 14b which constitute a memory device through the adhesives which are not illustrated, respectively are being fixed to said component fixed hollows 13a and 13b. A part for the electrode which said semiconductor devices 14a and 14b do not illustrate, and the toe of the internal wiring 12a and 12b is electrically connected with the conductive wires 15a and 15b.

[0017] Moreover, into the part by which the front rear face of said wiring substrate 2 became depressed, insulating resin (closure object) 16a and 16b is embedded, and semiconductor devices 14a and 14b and Wires 15a and 15b are closed into it. The front face of Resin 16a and 16b is the front face on the rear face of front of the wiring substrate 2, the flat surface of abbreviation identitas, and the flat surface that becomes. Consequently, the closure of the two semiconductor devices 14a and 14b will be carried out with the package which consists of a wiring substrate 2 and resin 16a and 16b.

[0018] The semiconductor device of this operation gestalt serves as a thin shape and small structure. For example, a semiconductor device 1 serves as die length of 16.1mm, width of face of 9.6mm, and height of about 1.2-1.5mm.

[0019] Since the semiconductor devices 14a and 14b which consist of a memory device, respectively are fixed to the front rear face at which said wiring substrate 2 became depressed and the semiconductor device 1 of this operation gestalt becomes common [ the external cash-drawer terminal (the top-face lateral electrode 3, the inferior-surface-of-tongue lateral electrode 4 side-face lateral electrode 5) of each semiconductor devices 14a and 14b ], memory space will become high. That is, memory space will have twice as many memory space as the semiconductor device which contained the single semiconductor device.

[0020] Since the semiconductor device 1 of this operation gestalt is built in in the hollow of the strong wiring substrate 2 and is covered by Resin 16a and 16b, it serves as strong structure and becomes good [ handling nature ].

[0021] The semiconductor device 1 of this operation gestalt prepares a seat GURI part in the 1st glass epoxy plate 10 of the wiring substrate 2, and since it serves as structure which fixes semiconductor devices 14a and 14b to the seat GURI part, height serves as thickness of the wiring substrate 2, and it serves as thin structure.

[0022] Although use with an item is also possible, since the semiconductor device 1 of such this operation gestalt serves as an electrode of the same function, it can also use for a multilayer two or more electrodes with which the top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4 lap in the upper and lower sides in fluoroscopy, and lap mutually in piles.

[0023] That is, drawing 4 is the laminating mold semiconductor device 21 which connected two semiconductor devices 1 in piles through solder 20 by the electrode section. This laminating mold

semiconductor device 21 can increase memory space by 4 times as compared with the semiconductor device incorporating a single semiconductor device.

[0024] Said laminating mold semiconductor device 21 is SIMM (Single in-line memory module), as shown in drawing 5. Two or more mounting is carried out together with the front rear face of a substrate 22, i.e., a memory module substrate. When the single laminating mold semiconductor device 21 is mounted in the memory module substrate 22 from the semiconductor device 1 of this operation gestalt serving as die length of 16.1mm, width of face of 9.6mm, and height of about 1.2–1.5mm, and having height of the one half of the usual SOJ mold semiconductor device, even if the mounting volume is the same, memory space increases also 4 times. Thereby, the memory space of SIMM can be increased by leaps and bounds. Since the laminating mold semiconductor device 21 also has strong structure, handling nature is good and becomes easy [ the inclusion to the memory module substrate 22 ].

[0025] Drawing 6 is the sectional view showing the condition of having mounted the semiconductor device 1 of this operation gestalt between substrate 25a of the pair of a memory card, and 25b. The wiring 26a and 26b of a predetermined pattern is formed in the inside of Substrates 25a and 25b. The top-face lateral electrode 3 and the inferior-surface-of-tongue lateral electrode 4 of a semiconductor device 1 are electrically connected to said wiring 26a and 26b through conductive jointing materials for corrugated fibreboard, such as solder which is not illustrated. In this example, memory space becomes twice as compared with the case where an SOJ mold semiconductor device is incorporated. Moreover, since the semiconductor device 1 of this operation gestalt has strong structure, its handling nature is good and tends to incorporate it between substrate 25a of a pair, and 25b.

[0026] Although invention made by this invention person above was concretely explained based on the operation gestalt It cannot be overemphasized that it can change variously in the range which this invention is not limited to the above-mentioned operation gestalt, and does not deviate from the summary. If it is in a semiconductor device 1 as shown in drawing 7 In the wiring substrate 2, it considers as the structure of preparing 2nd glass epoxy plate 11b only in the inferior-surface-of-tongue side of the 1st glass epoxy plate 10. Semiconductor device 14a is fixed to component fixed hollow 13a by seat GURI prepared in the center of a top face of said 1st glass epoxy plate 10. It is good also as structure which carried out bonding of the semiconductor device 14b which has the bump electrode 30 in the rear-face side of the 1st glass epoxy plate 10 to wiring 12b with face down structure.

[0027] Moreover, on the top face of the 1st glass epoxy plate 10, a part for the toe of wiring 12a (in this example, it becomes the top-face lateral electrode 3) is connected with the electrode of semiconductor device 14a by wire 15a. In this case, since wire 15a projects rather than the top face of the 1st glass epoxy plate 10, wrap resin 16a projects and (lobe 31) carries out semiconductor device 14a and wire 15a. In this invention, since a semiconductor device 1 serves as structure whose pile is possible, sufficient hollow 32 to enter is formed in 2nd glass epoxy plate 11b stuck on the inferior-surface-of-tongue side of said 1st glass epoxy plate 10 for said lobe 31 for example, of seat GURI.

[0028] Also in this operation gestalt, increase-ization of memory space can be attained by making common the external terminal 3 of the semiconductor devices 14a and 14b which consist of two memory devices, i.e., a top-face lateral electrode; the inferior-surface-of-tongue lateral electrode 4, and the side-face lateral electrode 5. Also in this structure, since the closure object of the two semiconductor devices 14a and 14b is carried out by the strong wiring substrate 2 and Resin 16a and 16b, its handling nature is good.

[0029] Drawing 8 is the sectional view showing the semiconductor device 1 of other operation gestalt of this invention. Two semiconductor devices 14a and 14b in which this operation gestalt is included are not necessarily a memory device. That is, the external drawer terminal of semiconductor device 14a by the side of the top face of the 1st glass epoxy plate 10 serves as the top-face lateral electrode 3 by the side of the top face of the wiring substrate 2, and the external drawer terminal of semiconductor device 14b by the side of the inferior surface of tongue of the 1st glass epoxy plate 10 serves as the inferior-surface-of-tongue lateral electrode 4 by the side of the inferior surface of tongue of the wiring substrate 2. Multichip-ization can be attained with this operation gestalt. Consequently, multi-

functionalization of a semiconductor device 1 can be attained.

[0030]

[Effect of the Invention] It will be as follows if the effectiveness acquired by the typical thing among invention indicated in this application is explained briefly.

[0031] (1) It becomes strong structure and handling nature becomes good from having structure which attached in the hollow on the rear face of front of a wiring substrate object the semiconductor device which constitutes memory, respectively, and covered the semiconductor device by insulating resin.

[0032] (2) Since it has structure which attached in the hollow on the rear face of front of a wiring substrate object the semiconductor device which constitutes memory, respectively, increase of memory space can be aimed at.

[0033] (3) Since it is constituted so that the electrode with which a semiconductor device serves as structure which can be piled up one by one, and a lower semiconductor device and a upside semiconductor device correspond by piling up may be connected, superposition mounting can attain large capacity-ization of memory.

---

[Translation done.]

**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view showing the semiconductor device of 1 operation gestalt of this invention.

[Drawing 2] It is the top view of the semiconductor device in the condition of having cut and lacked a part of this operation gestalt.

[Drawing 3] It is the top view of the wiring substrate in which the wirebonding condition in manufacture of the semiconductor device of this operation gestalt is shown.

[Drawing 4] It is the sectional view showing the condition of having put the semiconductor device of this operation gestalt on multistage.

[Drawing 5] It is the side elevation showing the condition of having mounted two or more semiconductor devices of this operation gestalt in the memory module substrate multistage.

[Drawing 6] It is the sectional view showing the condition of having mounted the semiconductor device of this operation gestalt between the substrates of the pair of a memory card.

[Drawing 7] It is the sectional view showing the semiconductor device of other operation gestalten of this invention.

[Drawing 8] It is the sectional view showing the semiconductor device of other operation gestalten of this invention.

[Description of Notations]

1 [ -- Inferior-surface-of-tongue lateral electrode, ] -- A semiconductor device, 2 -- A wiring substrate, 3 -- A top-face lateral electrode, 4 5 -- A side-face lateral electrode, 10 -- The 1st glass epoxy plate, 11a, 11b -- The 2nd glass epoxy plate, 12a, 12b -- Internal wiring, 13a, 13b -- A component fixed hollow, 14a, 14b -- Semiconductor device, 15a, 15b [ -- A laminating mold

semiconductor device, 22 / -- A memory module substrate, 25a, 25b / -- A substrate 26a, 26b / --  
Wiring, 30 / -- An electrode 31 / -- A lobe 32 / -- Hollow. ] — A wire, 16a, 16b — Resin, 20 — Solder,  
21

---

[Translation done.]

(19)日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平9-107067

(43)公開日 平成9年(1997)4月22日

(51)Int.Cl.<sup>6</sup>  
H 01 L 25/065  
25/07  
25/18  
23/12

識別記号 庁内整理番号

F I  
H 01 L 25/08  
23/12

技術表示箇所

Z  
L

審査請求 未請求 請求項の数3 OL (全5頁)

(21)出願番号 特願平7-261654

(22)出願日 平成7年(1995)10月9日

(71)出願人 000005108

株式会社日立製作所

東京都千代田区神田駿河台四丁目6番地

(71)出願人 000100997

アキタ電子株式会社

秋田県南秋田郡天王町天王字長沼64

(72)発明者 大馬 高志

秋田県南秋田郡天王町天王字長沼64 アキタ電子株式会社内


(74)代理人 弁理士 秋田 収喜

(54)【発明の名称】 半導体装置

(57)【要約】

【課題】 取り扱い性が良好な堅牢な半導体装置の提供。

【解決手段】 表裏面中央に少なくとも一段窪んだ窪みを設けた多層構造の配線基板と、前記配線基板の表裏面の窪みにそれぞれ固定される半導体素子と、前記配線基板の表裏面に設けられかつ所定の内部配線と接続される外部電極と、前記半導体素子の電極と前記内部配線または外部電極とを電気的に接続する接続手段と、前記半導体素子を覆う絶縁性の封止体(レジン)とを有する。前記半導体素子はメモリ素子からなり、前記配線基板の上面側電極および下面側電極は透視的に上下に重なり、相互に重なる電極は同一機能の電極となっている。前記半導体装置は順次重ねることができる構造となり、重ねることによって下部の半導体装置の上面側電極と上部の半導体装置の下面側電極が電気的に接続されるように構成されている。



(2)

## 【特許請求の範囲】

【請求項1】 表裏面中央に少なくとも一段窪んだ窪みを設けた多層構造の配線基板と、前記配線基板の表裏面の窪みにそれぞれ固定される半導体素子と、前記配線基板の表裏面に設けられかつ所定の内部配線と接続される外部電極と、前記半導体素子の電極と前記内部配線または外部電極とを電気的に接続する接続手段と、前記半導体素子を覆う絶縁性の封止体とを有することを特徴とする半導体装置。

【請求項2】 前記半導体素子はメモリ素子からなり、前記配線基板の上面側電極および下面側電極は透視的に上下に重なり、相互に重なる電極は同一機能の電極となつてることを特徴とする請求項1記載の半導体装置。

【請求項3】 前記半導体装置は順次重ねることができる構造となり、重ねることによって下部の半導体装置の上面側電極と上部の半導体装置の下面側電極が電気的に接続されるように構成されていることを特徴とする請求項2記載の半導体装置。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】 本発明は半導体装置、特にLCC (Leadless-chip carrier) 型半導体装置に関する。

## 【0002】

【従来の技術】 電子機器に組み込まれるメモリの大容量化を図るため、回路基板に多段に半導体装置が組み込まれている。たとえば、日経BP社発行「VLSIパッケージング技術(下)」1993年5月15日発行、P181にはTCP構造の半導体装置が多段重ねされている例が記載されている。また、特開昭64-1269号公報には、デュアルインライン形のモジュール基板の表裏面に、リードを付けた半導体チップ(スタティックRAM)がそれぞれ多段に重ねられている例が示されている。

## 【0003】

【発明が解決しようとする課題】 メモリの大容量化を図るために、回路基板等のモジュール基板に多段に半導体装置が重ねて実装されている。しかし、TCP構造や半導体チップにリードを付けた構造の半導体装置は、堅固でなく取り扱い性が悪い。

【0004】 本発明の目的は、取り扱い性が良好でかつメモリ容量の大型化が図れる半導体装置を提供することにある。

【0005】 本発明の前記ならびにそのほかの目的と新規な特徴は、本明細書の記述および添付図面からあきらかになるであろう。

## 【0006】

【課題を解決するための手段】 本願において開示される発明のうち代表的なものの概要を簡単に説明すれば、下記のとおりである。

【0007】 (1) 表裏面中央に少なくとも一段窪んだ窪みを設けた多層構造の配線基板と、前記配線基板の表

2

裏面の窪みにそれぞれ固定される半導体素子と、前記配線基板の表裏面に設けられかつ所定の内部配線と接続される外部電極と、前記半導体素子の電極と前記内部配線または外部電極とを電気的に接続する接続手段と、前記半導体素子を覆う絶縁性の封止体(レジン)とを有する。前記半導体素子はメモリ素子からなり、前記配線基板の上面側電極および下面側電極は透視的に上下に重なり、相互に重なる電極は同一機能の電極となっている。前記半導体装置は順次重ねることができる構造となり、重ねることによって下部の半導体装置の上面側電極と上部の半導体装置の下面側電極が電気的に接続されるように構成されている。

【0008】 前記(1)の手段によれば、(a)複数の配線基板を張り合わせた配線基板体の表裏面の窪みにそれぞれメモリを構成する半導体素子を取り付け、かつ半導体素子を絶縁性のレジンで被った構造となっていることから、メモリ容量が大きい堅固な半導体装置を提供することができる。

【0009】 (b) 半導体装置は順次重ねることができる構造となり、重ねることによって下部の半導体装置と上部の半導体装置の対応する電極が接続されるように構成されていることから、重ね合わせ実装により、メモリの大容量化が達成できる。

## 【0010】

【発明の実施の形態】 以下、図面を参照して本発明の実施の形態を詳細に説明する。なお、発明の実施の形態を説明するための全図において、同一機能を有するものは同一符号を付け、その繰り返しの説明は省略する。

【0011】 図1は本発明の一実施形態の半導体装置を示す断面図、図2は本実施形態の一部を切り欠いた状態の半導体装置の平面図、図3は本実施形態の半導体装置の製造におけるワイヤボンディング状態を示す配線基板の平面図である。

【0012】 本実施形態ではメモリを構成するLCC型半導体装置に本発明を適用した例について説明する。本実施形態の半導体装置1は、外観的には、図1および図2に示すように、矩形板状の配線基板2と、この配線基板2の表裏面に設けられた上面側電極3および下面側電極4を有している。また、前記上面側電極3および下面側電極4は側面側電極5を介して電気的に接続されている。したがって、本実施形態の半導体装置1においては、上面側電極3と下面側電極4は、透視的に上下で重なり、相互に重なる電極は同一機能の電極となっている。

【0013】 前記配線基板2は、ガラスエポキシ基板からなり、絶縁性の第1ガラスエポキシ板10と、前記第1ガラスエポキシ板10の表裏面に張り付けられた枠状の第2ガラスエポキシ板11a, 11bとからなっている。したがって、配線基板2の表裏面中央は一段窪んだ構造となる。

(3)

3

【0014】前記第1ガラスエポキシ板10の表裏面には、図1乃至図3に示すように、所定パターンの配線（内部配線）12a, 12bが設けられている。内部配線12a, 12bの第1ガラスエポキシ板10の縁に延在する外端部分は、透視的に見て前記上面側電極3および下面側電極4と重なるようになっている。そして、内部配線12a, 12bの外端部分は前記上面側電極3や下面側電極4に電気的に繋がる側面側電極5に電気的に接続されている。また、内部配線12a, 12bは透視的に見て相互に重なるパターンとなっている。

【0015】また、前記第1ガラスエポキシ板10の中央には座グリによって半導体素子を固定するための素子固定窪み13a, 13bが設けられている。これにより、配線基板2の表裏面中央は二段窪み構造となっている。

【0016】前記素子固定窪み13a, 13bには、それぞれ図示しない接着剤を介してメモリ素子を構成する半導体素子14a, 14bが固定されている。前記半導体素子14a, 14bの図示しない電極と、内部配線12a, 12bの内端部分は、導電性のワイヤ15a, 15bで電気的に接続されている。

【0017】また、前記配線基板2の表裏面の窪んだ部分には、絶縁性のレジン（封止体）16a, 16bが埋め込まれ、半導体素子14a, 14bやワイヤ15a, 15bを封止するようになっている。レジン16a, 16bの表面は配線基板2の表裏面の表面と略同一の平面となるよう平面となっている。この結果、2つの半導体素子14a, 14bは、配線基板2とレジン16a, 16bとからなるパッケージによって封止されることになる。

【0018】本実施形態の半導体装置は薄型、小型な構造となる。たとえば、半導体装置1は、長さ16.1mm、幅9.6mm、高さ1.2~1.5mm程度となる。

【0019】本実施形態の半導体装置1は、前記配線基板2の窪んだ表裏面にそれぞれメモリ素子からなる半導体素子14a, 14bが固定され、各半導体素子14a, 14bの外部引出し端子（上面側電極3、下面側電極4、側面側電極5）が共通となるため、メモリ容量は高いものとなる。すなわち、メモリ容量は単一の半導体素子を内蔵した半導体装置の2倍のメモリ容量を有することになる。

【0020】本実施形態の半導体装置1は、堅固な配線基板2の窪み内に内蔵され、かつレジン16a, 16bで覆われるため、堅固な構造となり、取り扱い性が良好となる。

【0021】本実施形態の半導体装置1は、配線基板2の第1ガラスエポキシ板10に座グリ部分を設け、その座グリ部分に半導体素子14a, 14bを固定する構造となるため、高さが配線基板2の厚さとなり薄型構造と

なる。

【0022】このような本実施形態の半導体装置1は、単品での使用も可能であるが、上面側電極3および下面側電極4が透視的に上下で重なり、相互に重なる電極は同一機能の電極となっていることから、多層に複数重ねて使用することもできる。

【0023】すなわち、図4は2つの半導体装置1を電極部分で半田20を介して重ねて接続した積層型半導体装置21である。この積層型半導体装置21は、単一の半導体素子を組み込んだ半導体装置に比較してメモリ容量を4倍に増大させることができる。

【0024】前記積層型半導体装置21は、たとえば、図5に示すように、S I MM (Single in-line memory module) 基板、すなわちメモリモジュール基板22の表裏面に並んで複数実装される。本実施形態の半導体装置1は、長さ16.1mm、幅9.6mm、高さ1.2~1.5mm程度となり、通常のS O J型半導体装置の半分の高さとなっていることから、単一の積層型半導体装置21をメモリモジュール基板22に実装した場合、実装体積が同一であってもメモリ容量は4倍にもなる。これにより、S.I MMのメモリ容量を飛躍的に増大させることができる。積層型半導体装置21も堅固な構造となっていることから、取り扱い性が良く、メモリモジュール基板22への組み込みも容易となる。

【0025】図6は本実施形態の半導体装置1をメモリカードの一対の基板25a, 25b間に実装した状態を示す断面図である。基板25a, 25bの内面には、所定パターンの配線26a, 26bが設けられている。半導体装置1の上面側電極3および下面側電極4は図示しない半田等の導電性接合材を介して前記配線26a, 26bに電気的に接続されている。この例では、S O J型半導体装置を組み込んだ場合に比較してメモリ容量は2倍となる。また、本実施形態の半導体装置1は堅固な構造となっていることから、取り扱い性が良く、一対の基板25a, 25b間に組み込み易い。

【0026】以上本発明者によってなされた発明を実施形態に基づき具体的に説明したが、本発明は上記実施形態に限定されるものではなく、その要旨を逸脱しない範囲で種々変更可能であることはいうまでもない、たとえば、図7に示すように、半導体装置1にあっては、配線基板2において、第1ガラスエポキシ板10の下面側にのみ第2ガラスエポキシ板11bを設ける構造とし、前記第1ガラスエポキシ板10の上面中央に設けた座グリによる素子固定窪み13aに半導体素子14aを固定し、第1ガラスエポキシ板10の裏面側にバンプ電極30を有する半導体素子14bを配線12bにフェイスダウン構造でボンディングした構造としてもよい。

【0027】また、第1ガラスエポキシ板10の上面では、半導体素子14aの電極と配線12a（この例では上面側電極3となる）の内端部分をワイヤ15aで接続

(4)

5

してある。この場合、ワイヤ 15 a は第 1 ガラスエポキシ板 10 の上面よりも突出することから、半導体素子 14 a やワイヤ 15 a を覆うレジン 16 a は突出（突出部 31）する。本発明では、半導体装置 1 は積み重ねができる構造となることから、前記第 1 ガラスエポキシ板 10 の下面側に張り付けられる第 2 ガラスエポキシ板 11 b には、前記突出部 31 が入り込むに充分な窪み 32 が、たとえば座グリによって形成されている。

【0028】本実施形態においても、2つのメモリ素子からなる半導体素子 14 a, 14 b の外部端子、すなわち、上面側電極 3, 下面側電極 4, 側面側電極 5 を共通とすることによってメモリ容量の増大化が図れる。この構造においても、2つの半導体素子 14 a, 14 b は、堅固な配線基板 2 とレジン 16 a, 16 b によって封止体されていることから、取り扱い性が良い。

【0029】図 8 は本発明の他の実施形態の半導体装置 1 を示す断面図である。この実施形態は、組み込まれる2つの半導体素子 14 a, 14 b はメモリ素子とは限らない。すなわち、第 1 ガラスエポキシ板 10 の上面側の半導体素子 14 a の外部引出端子は配線基板 2 の上面側の上面側電極 3 となり、第 1 ガラスエポキシ板 10 の下面側の半導体素子 14 b の外部引出端子は配線基板 2 の下面側の下面側電極 4 となる。本実施形態では、マルチチップ化が達成できる。この結果、半導体装置 1 の多機能化が達成できる。

【0030】

【発明の効果】本願において開示される発明のうち代表的なものによって得られる効果を簡単に説明すれば、下記のとおりである。

【0031】(1) 配線基板体の表裏面の窪みにそれぞれメモリを構成する半導体素子を取り付け、かつ半導体素子を絶縁性のレジンで被った構造となっていることから、堅固な構造となり、取り扱い性が良好となる。

【0032】(2) 配線基板体の表裏面の窪みにそれぞ

れメモリを構成する半導体素子を取り付けた構造となっていることから、メモリ容量の増大が図れる。

【0033】(3) 半導体装置は順次重ねができる構造となり、重ねることによって下部の半導体装置と上部の半導体装置の対応する電極が接続されるように構成されていることから、重ね合わせ実装により、メモリの大容量化が達成できる。

【図面の簡単な説明】

【図 1】本発明の一実施形態の半導体装置を示す断面図である。

【図 2】本実施形態の一部を切り欠いた状態の半導体装置の平面図である。

【図 3】本実施形態の半導体装置の製造におけるワイヤボンディング状態を示す配線基板の平面図である。

【図 4】本実施形態の半導体装置を多段に重ねた状態を示す断面図である。

【図 5】本実施形態の半導体装置をメモリモジュール基板に多段に複数実装した状態を示す側面図である。

【図 6】本実施形態の半導体装置をメモリカードの一対の基板間に実装した状態を示す断面図である。


【図 7】本発明の他の実施形態の半導体装置を示す断面図である。

【図 8】本発明の他の実施形態の半導体装置を示す断面図である。


【符号の説明】

1 …半導体装置、2 …配線基板、3 …上面側電極、4 …下面側電極、5 …側面側電極、10 …第 1 ガラスエポキシ板、11 a, 11 b …第 2 ガラスエポキシ板、12 a, 12 b …内部配線、13 a, 13 b …素子固定窪み、14 a, 14 b …半導体素子、15 a, 15 b …ワイヤ、16 a, 16 b …レジン、20 …半田、21 …積層型半導体装置、22 …メモリモジュール基板、25 a, 25 b …基板、26 a, 26 b …配線、30 …電極、31 …突出部、32 …窪み。

【図 1】




【図 2】




(5)


【図3】




【図5】




【図7】



【図4】



【図6】



【図8】

